Consider the dynamic behavior of a CMOS output driving a given capacitvie load. If the resistance of the charging path is double the resistance of the discharging path, is the rise time exatly tiwce the fall time? If not, what other factors affect the transition times?
Showing posts with label CMOS. Show all posts
Showing posts with label CMOS. Show all posts
Friday, March 28, 2008
Subscribe to:
Posts (Atom)
