Using System Verilog for Functional Verification

New to SystemVerilog? Mentor Graphics' Tom Fitzpatrick presents some simple techniques that will get you started right now with System Verilog for functional verification.

http://www.eetimes.com/showArticle.jhtml;jsessionid=P5SZ1MPHAHIZYQSNDLPCKHSCJUNN2JVN?articleID=174900365